

RHD

STM32 Firmware Framework

Version 1.1

5 September 2024

Features

- ◆ Open-source STM32 firmware written in C to stream real-time data from Intan RHD2216, RHD2132, or RHD2164 electrophysiology amplifier chips.
- ◆ Optimized SPI communication between STM32 MCU and Intan RHD chip.
- ◆ Interrupt-based code using DMA (direct memory access) allows for sampling rates up to 20 kSamples/s per channel for 32 channels.
- ◆ Demonstration of streaming certain acquired data channels, either in real time or offline, via USART
- ◆ Both HAL and LL libraries included.
- ◆ STM32U5 and STM32H7 series supported.

Applications

- ◆ Rapid prototyping of Intan Technologies RHD amplifier-based products.
- ◆ Starting point for the development of custom interfaces to RHD2216, RHD2132 or RHD2164 chips.

Description

To facilitate the development of electrophysiology recording systems using the RHD series of microchips, Intan Technologies provides the following open-source STM32 firmware framework for developers. The framework consists of C code written for the commercially-available **STM32U5** and **STM32H7** microcontroller (MCU) series produced by STMicroelectronics. All example code was developed on a **NUCLEO-U5A5ZJ-Q** development board (for U5 code), and a **NUCLEO-H723ZG** development board (for H7 code). These development boards are available from many electronics distributors. Intan Technologies does not sell any MCU development boards.

The example code streams multi-channel data from Intan RHD chips at a sample rate of 20 kSamples/s per channel using timers, interrupts, and DMA to maintain high throughput while using only a small fraction of the MCU capacity.

Why is This Code Specific to the STM32U5 and STM32H7?

There are several series of STM32 microcontrollers with a very wide range of specifications suitable for different applications. The example code we provide here is not an indication that only the STM32U5 and STM32H7 series will be the best fit for all projects using Intan chips. However, there are some specific advantages that the U5 and H7 series have over other STM32 series that make them a reasonable starting point for working with Intan chips.

The U5 series was launched in 2021 and is currently the most cutting-edge evolution of the well-established L series. It targets ultra-low power applications while still having a maximum CPU clock rate of 160 MHz and robust peripheral support. The H7 series was launched in 2017 and is designed for high performance, with a maximum CPU clock rate of 550 MHz. High-speed processing and SPI data transmission / reception are the most important features for achieving high sample rate / high channel count communication with Intan chips, and while we have not quite been able to reach the maximum data rate the Intan RHD2132 chip is physically capable of supporting (30 kS/s for 32 amplifier channels + 3 auxiliary commands), we have gotten quite close (20 kS/s) with relative ease, using both the **HAL** (Hardware Abstraction Layer) and **LL** (Low Layer) drivers, while also allowing for streaming of certain channels over USART. The U5 series is sufficient for basic data acquisition from a single RHD2216, RHD2132, or RHD2164 chip and transmission of that data over a USART interface. The H7 series can handle these same tasks while also running at a significantly higher clock rate, and this boosted performance could help with any additional processing tasks that run alongside data acquisition. Even those applications requiring a higher sample rate may be able to achieve this by optimizing the interface to omit unnecessary features.

The most important features of the STM32U5 and STM32H7 used in the Intan RHD firmware framework are **SPI** (Serial Peripheral Interface), **timer-generated interrupts** to achieve a reliable sample rate, and **DMA** (Direct Memory Access) to allow multi-word transactions between memory and peripherals to occur without requiring direct processor intervention. Most applications will also require some way to transmit acquired data somewhere or save it to memory, so peripherals for interacting with USART, Ethernet, wireless systems, or SD cards will probably be useful, and our provided examples demonstrate transmission of certain channels of acquired data over USART.

SPI Communication Requirements

A critical signal in the Intan SPI communication protocol is \overline{CS} (active-low chip select, called NSS in the STM32) rising high, remaining high for at least 154 ns, and then falling low between each 16-bit word. Unfortunately, the popular **STM32F4** series SPI bus does not appear to have an easy way to achieve this behavior. NSS is indeed driven low during each 16-bit word, but **for these older STM32 chips, NSS is not toggled high between words**, so the RHD chip does not receive the clear NSS/ \overline{CS} high signal indicating the end of a 16-bit word.

This NSS/ \overline{CS} pulse between every SPI word is required for the RHD chip to operate correctly, so for the STM32F4 chips we are forced to decouple NSS from the SPI peripheral and instead use a GPIO pin for \overline{CS} . Unfortunately, this requires direct processor intervention between every 16-bit word to write \overline{CS} high, wait, and then write \overline{CS} low again. This does allow the RHD chip to communicate properly, but it wastes CPU clock cycles, and prohibits the use of DMA for bulk data transfers. While this approach may be feasible for relatively low sample rates (5 kS/s or lower), it is inefficient and limits the communication between the MCU and the Intan chip. This manual control of NSS/ \overline{CS} is necessary for the F4 series and other STM32 series with similar SPI buses. (In theory it is possible to use a precisely-set timer tied to \overline{CS} that is synchronized with the SPI bus to automate \overline{CS} toggling, but this complicates the SPI communication beyond the scope of entry-level demonstration code.)

The SPI bus implementation details can differ quite significantly between microcontroller series and manufacturer, so we strongly encourage users research their proposed MCU's SPI implementation to ensure shortcomings like this do not hinder or complicate data transfer with the RHD chip. We have verified that the STM32U5 and STM32H7 series have SPI buses that can easily be used with NSS automatically pulsing high between 16-bit words, and these series also work nicely with DMA for large data transfers.

How Does RHD2164 Firmware Differ from Other RHD Chips?


An important difference between the RHD2164 chip and its RHD2216 / RHD2132 cousins is that its SPI bus uses a Double Data Rate (DDR) technique to transfer 32 bits of data, instead of 16 bits, from Intan chip to controller over a single chip select cycle. Rather than the standard SPI implementation, which samples Master In Slave Out (MISO) at the rising edge of each Serial Clock (SCLK) pulse, DDR samples at both the rising and falling edges. Master Out Slave In (MOSI) acts the same between standard SPI and DDR implementations. Refer to the RHD2164 datasheet for further details on how DDR operates.

The RHD2164 chip's use of DDR allows for the ability to stream twice as much data from the Intan chip to controller, but its non-standard mode of SPI communication has historically only been achievable with an FPGA. With this firmware framework, at the cost of increased complexity and use of additional peripherals, we demonstrate techniques that allow an STM32 microcontroller to read and write across a DDR SPI interface


How the DDR SPI Signals Differ from Standard SPI

While the \overline{CS} , SCLK, and MOSI signals have no change from standard SPI to DDR SPI, the MISO signal is sampled twice as fast. Additionally, for standard SPI, the first valid MISO bit is sampled at the *rising* edge of the first SCLK pulse, but for DDR SPI, the first valid MISO bit is sampled at the *falling* edge of the first SCLK pulse. Standard SPI yields 16 bits, in order, from most-to-least significant bits, while DDR SPI yields 32 bits, interleaved, from most-to-least significant bits, containing contents from stream A and stream B. These differences are illustrated in the standard SPI timing diagram (top) and the DDR SPI timing diagram (bottom):

Standard SPI timing



DDR SPI timing



RHD STM32 Firmware Framework

While standard SPI communication allows for straightforward use of a single SPI peripheral for both transmission and reception, achieving DDR SPI with a single Intan chip requires use of two SPI peripherals (one for transmission, one for reception), use of one or two timer peripherals (depending on factors like CPU clock rate, SPI peripheral clock speed, and desired SPI Baud rate, it may be necessary for a second timer peripheral to introduce a delay) to generate a “pseudo-SCLK” signal, and extracting two distinct 16-bit data words from the received, interleaved 32-bit data word.


Configuration of Two SPI Peripherals

For DDR, MOSI transmits 16-bit data words while MISO receives 32-bit data words. This is not a mode supported by any U5 or H7 SPI peripherals, so it becomes necessary to dedicate one SPI bus (TRANSMIT_SPI) to transmission of 16-bit words on MOSI, and a second SPI bus (RECEIVE_SPI) to reception of 32-bit words on MISO. Since the other SPI signals, (\overline{CS} , SCLK) are no different from standard SPI configuration, TRANSMIT_SPI is responsible for outputting \overline{CS} , SCLK, and MOSI, configured as Transmit Only Master, while RECEIVE_SPI is responsible only for receiving MISO configured as Receive Only Slave. (In this mode, note that the MCU is considered the slave, so the data line that the STM32 peripheral RECEIVE_SPI refers to as “MOSI” is actually the same line the Intan chip refers to as “MISO”).

\overline{CS} should be wired directly from TRANSMIT_SPI to RECEIVE_SPI. SCLK cannot be used as-is by RECEIVE_SPI, as the 16-bit SCLK signal that actually reaches the Intan chip cannot be used by RECEIVE_SPI, which expects a 32-bit SCLK signal to sample MISO. This requires the MCU to generate a 32-pulse “Pseudo-SCLK” at twice the real SCLK frequency, and delayed by half an SCLK cycle, which must be connected to RECEIVE_SPI as its SCLK signal. The generation of Pseudo-SCLK is described in the section below.

Use of Timers to Generate a 32-pulse Pseudo-SCLK

As can be seen in the above DDR SPI timing diagram, MISO needs to be sampled at both the rising and falling edge of the true SCLK line, and the 32 samples start at the *falling* edge of SCLK, not the *rising* edge (there must be a delay between the true SCLK’s first rising edge and Pseudo-SCLK’s first rising edge). So, the timer peripheral (TIM) can be used to generate a Pseudo-SCLK which has rising edges that coincide with these rising/falling edges, and this Pseudo-SCLK is wired to RECEIVE_SPI’s SCLK. The necessary synchronization between these SCLK signals can be visualized with this diagram:



MOSI: True SCLK 15_14_13_12_11_10_9_8_7_6_5_4_3_2_1_0

MISO A: Pseudo-SCLK 31_29_27_25_23_21_19_17_15_13_11_9_7_5_3_1

MISO B: Pseudo-SCLK 30_28_26_24_22_20_18_16_14_12_10_8_6_4_2_0

The odd MISO samples correspond to data stream A and even MISO samples correspond to data stream B. The dotted blue lines demonstrate how the falling/rising edges of True SCLK synchronize with the rising edges of Pseudo-SCLK.

For both the U5 and H7 MCUs, Pseudo-SCLK is output on the RECEIVE_SCLK_TIM, using PWM Generation and a Repetition Counter of 31 to result in a 32-pulse signal. The provided clock configuration for the U5 just happens to have an inherent delay between the timer trigger event (\overline{CS} low) and the first RECEIVE_SCLK_TIM output that aligns perfectly with the necessary delay between the True SCLK and Pseudo-SCLK rising edges, so no further configuration is necessary. However, the H7 runs significantly faster, so use of a second timer (CS_DELAY_TIM) is necessary to introduce a configurable delay between the trigger event and the first RECEIVE_SCLK_TIM output. In short, for the U5, \overline{CS} triggers RECEIVE_SCLK_TIM, which outputs Pseudo-

SCLK, while for the H7, \overline{CS} triggers CS_DELAY_TIM, which after a short delay triggers RECEIVE_SCLK_TIM, which outputs Pseudo-SCLK.

De-interleaving a Merged 32-bit Word into its 2 Component 16-bit Words

The configuration described above allows for RECEIVE_SPI to read data into MCU memory, but the data it receives contains 32 bits of data, such that every other bit corresponds to MISO stream A (odd bits) and MISO stream B (even bits). In order to extract the original two 16-bit data words that were interleaved on the RHD2164 chip to form each 32-bit data word, it is necessary to de-interleave the data at some point. The provided examples perform this operation in the “extract_ddr_words” function in the “rhdinterface.c” function, which is called immediately after acquisition of each sample. However, it would also be possible to keep the data in these 32-bit words and perform this extraction at some later point, and this may be helpful for applications that need to maximize available processing time during acquisition and do not need immediate access to the extracted data.

The actual extraction in “extract_ddr_words” is explained in the code. A slow, but straightforward, implementation is commented out in the code, and clearly demonstrates shifting every other bit into either word_A or word_B. However, this iterates 16 times through a for loop, and uses many operations (multiplication, addition, bitwise-AND, bitwise-OR, and shifting) that result in very slow execution, ultimately taking too long to finish before the next sample period and causing an ITClip Error at high sample rates. A much faster, but less intuitive, implementation is actually used in the “morton_deinterleave” function. The code and comments demonstrate the principle, inspired by Jeroen Baert’s blog post: “Morton encoding/decoding through bit interleaving: Implementations”: <https://www.forceflow.be/2013/10/07/morton-encodingdecoding-through-bit-interleaving-implementations/>, which avoids any for loops, and only uses a few bitwise-AND, bitwise-OR, and shifts to achieve the same results as the straightforward implementation in a fraction of the time.

Overview of Program Flow

This Intan STM32 example code was developed using STM32CubeIDE, and uses HAL or LL drivers (this can easily be changed by the user) to configure and control various peripherals. There are four distinct projects:

1. U5 rhd_acquisition – communication using standard SPI to control RHD2216 or RHD2132 with an STM32U5 chip
2. U5 rhd2164_acquisition – communication using DDR SPI to control RHD2164 with an STM32U5 chip
3. H7 rhd_acquisition – communication using standard SPI to control RHD2216 or RHD2132 with an STM32H7 chip
4. H7 rhd2164_acquisition – communication using DDR SPI to control RHD2164 with an STM32H7 chip

These all follow the same general structure, and only have differences based on the specific implementations for the U5 or H7 chip, whether standard SPI or DDR SPI is used, and whether the additional RHD2164-specific registers on the Intan chip are accessible.

The code first configures and initializes the MCU peripherals with various auto-generated functions, which the STM32CubeIDE environment creates based on various settings in the .ioc file. Parameters for configuring the RHD chip are then used to determine values for each of the RHD registers, and these are written to the chip using WRITE commands over the SPI bus. A list of 32 CONVERT commands (one for each channel of an RHD chip) and a list of three auxiliary commands (one of which continually rewrites the above-determined register values to the RHD chip) are created and stored in memory as *command_sequence_MOSI* for later use. The green LED is illuminated to indicate when data acquisition starts, and a timer interrupt is enabled. The various projects run at different clock cycles, but for each project the INTERRUPT_TIM peripheral is configured with compensating settings to trigger at 20 kHz. We will refer to this timer period as the sample period. The program then enters a data acquisition loop.

This data acquisition loop will only break when the *loop_escape()* function returns 1, which will not occur until the number of acquired samples reaches 20000, meaning one second of data has been acquired. Until that time, this main loop will repeatedly write a dedicated pin *Main_Monitor_Pin* high, which can be used to monitor when this main loop is processing. (Other functions that trigger due to interrupts will keep this pin low for the duration of their execution). Because timer interrupts had just been enabled, this loop will consistently pause every sample period to execute *sample_interrupt_routine()*.

The *sample_interrupt_routine()* function executes once per sample period and begins sending a sequence of SPI commands. By default, this function sends 35 commands: 32 CONVERT commands + 3 auxiliary commands, where each command is a 16-bit SPI word. In addition to beginning the SPI transfer, this routine also writes the *Main_Monitor_Pin* low. (The main loop will write it high once it begins executing again.) The function also writes a dedicated *Interrupt_Monitor_Pin* high only for the duration of the function, and does some error checking. The SPI transfer uses DMA to iterate through the full 35-command list and this routine only begins the transfer, so by the time the routine finishes the 35-command sequence will have only just begun.

An important detail of *sample_interrupt_routine()* is that it checks to make sure that the previous SPI sequence is complete; if the variable *command_transfer_state* (discussed below) is still *TRANSFER_WAIT* from the previous sequence, then the critical *ITClib* error has occurred. This error, as well as methods to avoid it, are discussed in more detail later. Briefly, this error indicates that the sample period is shorter than the time required for each SPI sequence, so every sample period the next sequence is being triggered before the previous one finishes. This can be solved by extending the sample period (i.e., using a lower sample rate) or speeding up each SPI sequence (e.g., sample fewer channels, use fewer AUX commands, or speed up the SPI transfer itself, if possible).

Eventually, one complete SPI transfer sequence will end. The exact way this is detected varies slightly based on whether LL or HAL drivers are used, but in both cases an interrupt triggers the function *spi_rx_cplt_callback()* or *spi_tctx_cplt_callback()*. The *write_data_to_memory()* function is then executed, which is a user-changeable function that by default writes the result of a single CONVERT command (i.e., a sample from a single channel from an RHD2216 or RHD2132, or two A and B samples from an RHD2164) to memory, but this only happens if *OFFLINE_TRANSFER* is defined. Then, *transmit_data_realtime()* is executed, which by default transmits a few channels of data over USART, using DMA for improved efficiency, but this only happens if *OFFLINE_TRANSFER* is not defined. The variable *command_transfer_state* is changed; it is set to *TRANSFER_WAIT* once the transfer begins, *TRANSFER_COMPLETE* once the transfer finishes, and *TRANSFER_ERROR* if some error was detected.

The main loop will continue to run, pausing for an interrupt every sample period, until *loop_escape()* returns 1. If *OFFLINE_TRANSFER* is not defined, *loop_escape()* will always return 0 so the loop will never escape, so the program will simply continue looping with occasional interrupts. This is suitable behavior for long-term data acquisition that is not directly saved to memory, but transmitted elsewhere in real time every sample period. The example code is set to either escape the loop after one second of data acquisition and disable further timer interrupts (*OFFLINE_TRANSFER* is defined) or stay within the loop, streaming data in real time alongside acquisition (*OFFLINE_TRANSFER* is not defined).

RHD STM32 Firmware Framework

If the loop is escaped (only occurs if `OFFLINE_TRANSFER` is defined), the user-changeable function `transmit_data_offline()` is called, which by default sends the 20000 accumulated samples from a chosen channel out via USART in many small DMA transfers. Note that the on-chip memory limitations of the STM32 will not allow for long recordings, especially at high sample rates and channel counts, unless the data is transmitted elsewhere so the used memory can be freed.

Finally, the green LED is switched off, indicating both data acquisition and transmission have completed, and the program enters a final infinite loop.

I/O Pins

This example code was developed on an STMicroelectronics **NUCLEO-U5A5ZJ-Q** development board (for U5 code), and a **NUCLEO-H723ZG** development board (for H7 code). The I/O pins were chosen to be easily accessible when using these boards. Any changes to I/O pin assignments should be made through the *rh_d_acquisition.ioc* or *rh_d2164_acquisition.ioc* file.

U5 rh_d_acquisition

SPI (SPI3)

NSS (\overline{CS}): PA4 – should be connected to Intan CS.

SCK (SCLK): PC10 – should be connected to Intan SCLK.

MISO: PC11 – should be connected to Intan MISO.

MOSI: PC12 – should be connected to Intan MOSI.

Timing

Interrupt_Monitor: PD9 (This pin is written high each sample period, so its frequency represents amplifier sample rate.)

Main_Monitor: PC8 (This pin is written high as long as main loop is processing, so its duty cycle approximates free CPU clock cycles that could be used for other processing tasks.)

User Communication

ErrorCode_Bit_3: PE0

ErrorCode_Bit_2: PG8

ErrorCode_Bit_1: PG5

ErrorCode_Bit_0: PG6

LED_GREEN (Acquisition underway): PC7

LED_RED (Error detected – check bits 3-0): PG2

U5 rhd2164_acquisition

TRANSMIT_SPI (SPI3)

NSS (\overline{CS}): PA4 – should be wired to RECEIVE_SPI NSS (PB0) so that RECEIVE_SPI shares the same NSS signal as TRANSMIT_SPI, as well as RECEIVE_SCLK_TIM ETR (PE7) so that Pseudo-SCLK generation is triggered off NSS. Also, should be connected to Intan CS.

SCK (SCLK): PC10 – should be connected to Intan SCLK.

MOSI: PC12 – should be connected to Intan MOSI.

RECEIVE_SPI (SPI1)

NSS (\overline{CS}): PB0 – should be wired to TRANSMIT_SPI NSS (PA4) so that RECEIVE_SPI shares the same NSS signal as TRANSMIT_SPI.

SCK (SCLK): PC10 – should be wired to Pseudo-SCLK signal generated by RECEIVE_SCLK_TIM CH1 (PE9).

MOSI: PA7 – RECEIVE_SPI is configured as slave while the Intan naming convention refers to the MCU as master, so should be connected to Intan MISO.

Timing

Interrupt_Monitor: PD9 - written high each sample period, so its frequency represents amplifier sample rate.

Main_Monitor: PC8 - written high as long as main loop is processing, so its duty cycle approximates free CPU clock cycles that could be used for other processing tasks.

TIM1_ETR (RECEIVE_SCLK_TIM External Trigger): PE7 – should be wired to TRANSMIT_SPI NSS (PA4) so RECEIVE_SCLK_TIM timer, which generates a 32-pulse Pseudo-SCLK signal, is triggered off NSS.

TIM1_CH1 (RECEIVE_SCLK_TIM Channel 1 Output): PE9 – should be wired to RECEIVE_SPI SCK (PC10) so RECEIVE_SCLK_TIM output, 32-pulse Pseudo-SCLK signal, feeds into RECEIVE_SPI as SCLK.

User Communication

ErrorCode_Bit_3: PE0

ErrorCode_Bit_2: PG8

ErrorCode_Bit_1: PG5

ErrorCode_Bit_0: PG6

LED_GREEN (Acquisition underway): PC7

LED_RED (Error detected – check bits 3-0): PG2

RHD STM32 Firmware Framework

H7 rhd_acquisition

SPI (SPI3)

NSS (\overline{CS}): PA4 – should be connected to Intan CS.

SCK (SCLK): PC10 – should be connected to Intan SCLK.

MISO: PC11 – should be connected to Intan MISO.

MOSI: PB2 – should be connected to Intan MOSI.

Timing

Interrupt_Monitor: PD9 (This pin is written high each sample period, so its frequency represents amplifier sample rate.)

Main_Monitor: PC8 (This pin is written high as long as main loop is processing, so its duty cycle approximates free CPU clock cycles that could be used for other processing tasks.)

User Communication

ErrorCode_Bit_3: PE0

ErrorCode_Bit_2: PG8

ErrorCode_Bit_1: PG5

ErrorCode_Bit_0: PG6

LED_GREEN (Acquisition underway): PC7

LED_RED (Error detected – check bits 3-0): PG2

H7 rhd2164_acquisition

TRANSMIT_SPI (SPI3)

NSS (\overline{CS}): PA4 – should be wired to RECEIVE_SPI NSS (PA15) so that RECEIVE_SPI shares the same NSS signal as TRANSMIT_SPI, as well as CS_DELAY_TIM ETR (PA0) so that Pseudo-SCLK generation is triggered off NSS. Also, should be connected to Intan CS.

SCK (SCLK): PC10 – should be connected to Intan SCLK.

MOSI: PB2 – should be connected to Intan MOSI.

RECEIVE_SPI (SPI1)

NSS (\overline{CS}): PA15 – should be wired to TRANSMIT_SPI NSS (PA4) so that RECEIVE_SPI shares the same NSS signal as TRANSMIT_SPI.

SCK (SCLK): PA5 – should be wired to Pseudo-SCLK signal generated by RECEIVE_SCLK_TIM CH1 (PE9).

MOSI: PD7 – RECEIVE_SPI is configured as slave while the Intan naming convention refers to the MCU as master, so should be connected to Intan MISO.

Timing

Interrupt_Monitor: PD9 - written high each sample period, so its frequency represents amplifier sample rate.

Main_Monitor: PC8 - written high as long as main loop is processing, so its duty cycle approximates free CPU clock cycles that could be used for other processing tasks.

TIM2_ETR (CS_DELAY_TIM External Trigger): PA0 – should be wired to TRANSMIT_SPI NSS (PA4) so CS_DELAY_TIM timer, which ultimately leads to generation of a 32-pulse Pseudo-SCLK signal, is triggered off NSS.

TIM2_CH3 (CS_DELAY_TIM Channel 3 Output): PB10 – not connected to any hardware, but can be probed to see CS_DELAY_TIM output visualize intentional delay added between NSS and 32-pulse Pseudo-SCLK signal. Internally (through .ioc) connected to trigger RECEIVE_SCLK_TIM.

TIM1_CH1 (RECEIVE_SCLK_TIM Channel 1 Output): PE9 – should be wired to RECEIVE_SPI SCK (PA5) so RECEIVE_SCLK_TIM output, 32-pulse Pseudo-SCLK signal, feeds into RECEIVE_SPI as SCLK.

User Communication

ErrorCode_Bit_3: PE0

ErrorCode_Bit_2: PG8

ErrorCode_Bit_1: PG5

ErrorCode_Bit_0: PG6

LED_GREEN (Acquisition underway): PB0

LED_RED (Error detected – check bits 3-0): PB14

Connecting an Intan Chip

The 'rhd_acquisition' example code was designed to work with an Intan RHD2132 32-channel amplifier chip. The RHD2216 chip can also be used, but unless the code is modified, half of the CONVERT commands per sample period will not correspond to real channels. The 'rhd2164_acquisition' example code was designed to work with an Intan RHD2164 64-channel amplifier chip. The RHD2116 chip uses a significantly different SPI implementation, for example with 32-bit instead of 16-bit SPI words, and many unique registers for reading/writing, so it would require significant firmware changes which are planned for later release.

Intan headstages are set to communicate using LVDS (low voltage differential signaling) signals on the SPI bus, while most microcontrollers use standard non-LVDS SPI signals. To connect an Intan RHD headstage to the STM32, you must either use an Intan **LVDS adapter board** (part #C3490), or tie the **LVDS_en** pin on the RHD chip to ground to disable LVDS signaling. On most Intan RHD headstages the LVDS_en pin is hard-wired to VDD and it is impractical to cut the trace, but in the C3335 headstage (which uses a RHD2132 chip with access to 16 of the 32 amplifiers), there is a zero-ohm resistor labeled R4 that can be removed to set LVDS_en low. Similarly, the 64-channel headstages have a zero-ohm resistor labeled R4 that can be removed, but on the RHD2164 LVDS_en has an internal pull-up resistor, so the LVDS_en pad should also be connected to GND.

Note that if LVDS signaling is disabled, standard CMOS signaling is used instead, which makes reliable transmission of high-frequency data over long wires challenging due to signal reflections. For this reason, if LVDS is disabled, it is critical to keep the SPI wires between the MCU and the RHD chip as short as possible, and/or reduce the SPI data transmission rate.

Another helpful accessory for development is an RHD SPI cable adapter (part #C3430), which plugs into the SPI connector on an Intan headstage and breaks out each signal to a circuit board for easy soldering. Each of the twelve signals is assigned its own hole for soldering, from B1 - B6 (bottom row) and T1 - T6 (top row). (The SPI cable adapter is not necessary if the LVDS adapter board is used, because the LVDS adapter board includes an SPI cable connector.)

Assuming LVDS signaling is disabled and SPI signals are kept short, the following connections can be used along with the example program to interface an STM32U5/H7 with an RHD headstage through an SPI cable adapter board. Note that with LVDS disabled, all the (-) polarity signals are unused, and the (+) polarity signals carry the standard CMOS signal.

RHD SPI adapter board pin number	Signal	STM32U5 pin number	STM32H7 pin number
B1	$\overline{CS}+$	PA4	PA4
B2	SCLK+	PC10	PC10
B3	MOSI+	PC12	PB2
B4	MISO1+	PC11 (rhd_acquisition) PA7 (rhd2164_acquisition)	PC11 (rhd_acquisition) PD7 (rhd2164_acquisition)
B5	MISO2+ (unused)	-	-
B6	VDD	3V3	3V3
T1	$\overline{CS}-$ (unused)	-	-
T2	SCLK- (unused)	-	-
T3	MOSI- (unused)	-	-
T4	MISO1- (unused)	-	-
T5	MISO2- (unused)	-	-
T6	GND	GND	GND

Description of User-Changeable Sections of Example Code

The example code was designed with user modifications in mind. While users are free to modify any and all files, there are three specific files that are intended to be modified to most effectively alter the program's functionality: **userconfig.h**, **userfunctions.h**, and **userfunctions.c**. Each of these files and the changes that may be made to them are discussed in detail below. Note that the .ioc file, which governs pin and peripheral configuration, is not included here and should instead be changed directly through STM32CubeIDE's UI if the user wants to use different I/O pins, different peripherals, or different parameters for those peripherals (e.g., to change SPI baud rate or timer-generated sample rate).

userconfig.h

The user changes in this file are parameters set with `#define` preprocessor directives. These parameters are used throughout various files of the project, but most aspects of the program that users will want to alter can simply be set here. For example, the number of channels converted per sequence, how long to acquire data for, and which channels should have their samples stored. Those that require more involved changes (for example, sample rate) get further explanation in their sections.

```
#define USE_HAL
```

If this line is left uncommented, the code is compiled for compatibility with HAL (Hardware Abstraction Layer) drivers for all peripherals. It is important that if this is left uncommented, the user navigates to the STM32CubeIDE IOC viewer -> Project Manager -> Advanced Settings, and confirms that all the peripherals that are directly used in user code (GPIO, GPDMA/DMA, USART, TIM, SPI) are set to HAL. In contrast, if this line is commented out, the code is compiled for compatibility with LL (Low Layer) drivers, and these peripherals should all be set to LL instead.

In general, HAL drivers are more user-friendly, simple to work with, and largely compatible even across different STM32 series. LL drivers require more device-specific implementation of basic functions, and are closer to direct manipulation of registers, so the code using LL tends to be more complex but specialized to the chip, typically boosting performance.

```
#define OFFLINE_TRANSFER
```

If this line is left uncommented, the program will not transmit acquired data via USART during the main acquisition loop, and only write acquired data to memory. Then, the program will escape the main acquisition loop after `NUMBER_OF_SECONDS_TO_ACQUIRE` (default 1), and transmit acquired data from memory to USART after acquisition has completed. Otherwise, if this line is commented out, the program will transmit acquired data via USART immediately instead of writing it to memory, and the program will remain in the main acquisition loop indefinitely.

```
#define ERROR_DETECTED_PORT LED_RED_GPIO_Port
```

```
#define ERROR_DETECTED_PIN LED_RED_Pin
```

These two lines specify the port and pin address of the "Error Detection" pin. By default, this is set to the pin that routes to a red LED on the Nucleo board. If another pin is desired to be used instead, that pin's Port and Pin addresses should be changed here.

```
#define CONVERT_COMMANDS_PER_SEQUENCE 32
```

This line specifies that for every sample period, 32 CONVERT commands will be sent within a single sequence. The order of these CONVERT commands can be customized in `configure_convert_commands()` in `userfunctions.c`, but if left unchanged, this will be channels 0-31 in ascending order. Note that for RHD2164 acquisition, each CONVERT command yields data from two channels, so if the default 32 CONVERT_COMMANDS_PER_SEQUENCE is used, all 64 channels are actually sampled.

```
#define AUX_COMMANDS_PER_SEQUENCE 3
```

This line specifies that for every sample period, after the CONVERT commands, three auxiliary commands will be sent within a single sequence. The contents of these auxiliary commands can be customized in `configure_aux_commands()` in `userfunctions.c`, but if left unchanged, this will have command 1 cycle through all RHD registers, re-writing each according to software-configured values, and commands 2 and 3 simply repeat dummy READ commands on ROM registers.

The total number of commands sent in a sequence of a single sample period is `CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE`. By default, this is `32 + 3 = 35`, so at every sample period, there will be a sequence of 35 individual 16-bit SPI command words.

```
#define AUX_COMMAND_LIST_LENGTH 128
```

This line specifies how many auxiliary commands are contained in a single auxiliary command list. Each of the `AUX_COMMANDS_PER_SEQUENCE` (by default three) has its own slot, and every sequence iteration (which happens once per sample period), all slots advance by one through their lists. Once the end of the list length (dictated by this parameter) is reached, all lists are reset to zero, and the next sequence all slots will begin at the beginning of their list. In the default example, slot 0 reprograms most of the RHD RAM registers. Because all lists are 128 commands long, when a specific write occurs it can be expected that exactly 128 samples later, that write will be repeated during the next cycle of the aux command list.

Note that all auxiliary commands will have this same length, with the exception of `Zcheck_DAC` command lists, which have variable lengths because different DAC output signal frequencies will require different numbers of commands. Progress through these command lists is tracked separately, and will loop back to the start at some variable rate depending on frequency. All other command lists will loop back to their start every `AUX_COMMAND_LIST_LENGTH` number of samples.

```
#define NUMBER_OF_SECONDS_TO_ACQUIRE 1.0
```

This line specifies how seconds of acquisition should occur before the main acquisition loop is escaped (only valid if `OFFLINE_TRANSFER` is defined, otherwise this parameter has no effect). By default, after one second of acquisition has occurred (20000 samples from a single channel at the default sample rate of 20 kHz) the main acquisition loop will exit, the data will be transmitted via USART, and the program will terminate. On-chip RAM is limited, so setting this number excessively high will cause the chip to run out of memory during program execution.

```
#define FIRST_SAMPLED_CHANNEL 8 (or) 5
```

This line specifies which of the 32 RHD amplifier channels is selected as the starting point of the group of channels that have their samples transmitted via USART. For `rhd_acquisition`, the default value is 8, for compatibility with the RHD2132 16-channel headstage (which has 32 amplifier channels on the chip, but only 16 of these, 8-23, are routed to the electrode connector on the PCB). For `rhd2164_acquisition`, the default value is 5, an arbitrary choice.

```
#define NUM_SAMPLED_CHANNELS 4
```

This line specifies how many of the 32 RHD amplifier channels are actually sampled (acquired and transmitted via USART). By default, this value is used to count up starting from the channel with number `FIRST_SAMPLED_CHANNEL`. For instance, if `FIRST_SAMPLED_CHANNEL` is 8 and `NUM_SAMPLED_CHANNELS` is 4, then channels 8, 9, 10, and 11 will be sampled and transmitted via USART. For `rhd2164_acquisition`, due to DDR each `CONVERT` command results in samples from 2 channels, so the actual number of acquired channels is `NUM_SAMPLED_CHANNELS * 2`, with each channel from 0-31 also returning that channel + 32. In the above example, with an RHD2164 chip, channels 8, 9, 10, 11, 40, 41, 42, and 43 will be sampled and transmitted via USART. Note that both USART throughput and RAM memory limit how large this value can be, so caution is advised when increasing this number – make sure to monitor for any runtime errors and verify data integrity if sampling additional channels.

userfunctions.h

This header file contains the declarations of all functions in `userfunctions.c`, but also a few static inline functions that are short and simple enough to go directly in this `.h` file. Each of these functions is discussed below.

```
static inline void wait_ms(int duration)
```

This function is called very early in the program's life, before any initialization of the RHD chip, to give plenty of time after program upload before any meaningful code is executed. It waits for 'duration' milliseconds, and can be used to intentionally insert a delay. It is recommended to never call this from within an interrupt function.

Users are not likely to change this function, but may find it useful to call in certain situations where intentional delay is desired, as long as any interactions with interrupts are accounted for.

RHD STM32 Firmware Framework

```
static inline void enable_interrupt_timer(int enable)
```

This function is called directly before the beginning of the main acquisition loop, with `enable = 1`, and directly after the end of the loop, with `enable = 0`. The function either starts or stops the timer and its ability to issue an interrupt when the timer reaches its target counter value. The exact implementation differs based on HAL and LL drivers, but generally the same behavior is achieved.

Users are not likely to change this function unless drastically changing how timers are used to generate interrupts.

userfunctions.c

This file contains the implementations of various functions that are likely to be changed by the user to affect the behavior of the example program. Each of these functions is discussed below.

```
int loop_escape()
```

This function determines under what conditions the main acquisition loop is exited, and is called both within the main loop and within the interrupt routine to make sure that this condition's fulfillment is detected immediately. When this function returns 1, the main loop exits. If the user wishes to permanently stay in the main loop (for example, extended real time acquisition and transfer), commenting out `OFFLINE_TRANSFER` will cause this function to always return 0. Otherwise, this function returns 1 once `sample_counter` exceeds the number of samples corresponding to `NUMBER_OF_SECONDS_TO_ACQUIRE`, indicating that this number of samples has been acquired (one second at 20 kHz, or 20000 samples).

Users may want to change this function to check some other condition to exit the main acquisition loop.

```
void write_data_to_memory()
```

This function writes `NUM_SAMPLED_CHANNEL`'s most recent `CONVERT` command results (starting at `FIRST_SAMPLED_CHANNEL`) from the `command_sequence_MISO` array into the `sample_memory` array, incrementing the `sample_counter` variable. For `rh2164_acquisition`, this function first extracts two 16-bit samples from each 32-bit MISO result before writing the samples to `sample_memory`. The +2 offset used to index this MISO array is the result of the two-command pipeline delay explained in the RHD chip datasheet: each MOSI command will see its MISO result two commands later, and so this function checks two results further down the pipeline than the original index. Once the main data acquisition loop is escaped, the data in `sample_memory` is transmitted at once via USART. This function only executes if `OFFLINE_TRANSFER` is defined.

Users may want to change this function for a variety of reasons:

If data from different channels is desired to be saved (some configuration other than `NUM_SAMPLED_CHANNELS` in order starting from `FIRST_SAMPLED_CHANNEL`), then the for loop can be replaced with a more specific channel order.

If the auxiliary command slots are used for some more advanced purposes that require reading their results, they can be read here (as demonstrated in the commented-out code in the function). Due to the two-command pipeline, and the fact that these are the last three commands in a command sequence, the result of AUX SLOT 1 will be from the current command sequence, whereas AUX SLOT 2 and AUX SLOT 3 will be from the previous command sequence.

```
void transmit_data_realtime()
```

This function transmits data from the channels specified by `NUM_SAMPLED_CHANNELS` and `FIRST_SAMPLED_CHANNEL`, in real time (once per sample period) via USART. This function only executes if `OFFLINE_TRANSFER` is not defined, indicating that real time acquisition is desired. To achieve greater efficiency, this function begins a non-blocking USART DMA transfer which must be managed and monitored using interrupts – a simpler, blocking, standard USART transfer could also be used, but this will take significantly longer to complete and run the risk of triggering an *ITClib* error.

Users may want to change this function if data from different channels is desired to be transmitted (some configuration other than `NUM_SAMPLED_CHANNELS` in order starting from `FIRST_SAMPLED_CHANNEL`). In this case, the for loop can be replaced with a more specific channel order. Note that this function executes

once per sample period, so if it takes too long, the next sample period will trigger before finishing. It is critical to avoid this important error condition, referred to as *ITClip*, so care must be taken to ensure this function does not take very long to complete. For example, make sure data is sent quickly at a high Baud rate. Users may also want to change this function if they intend to do something else with acquired data other than transmit via USART.

```
void transmit_data_offline()
```

This function transmits acquired data from the channels specified by `NUM_SAMPLED_CHANNELS` and `FIRST_SAMPLED_CHANNEL`, once the entire acquisition period has finished and the main loop escaped, via USART. Implementations using both HAL and LL drivers are included in this function, generally accomplishing the same behavior. This function is only ever reached if `OFFLINE_TRANSFER` is defined.

Users may want to change this function if they have made some change to the way that data is saved, or intend to do something else with acquired data other than transmit via USART.

```
void configure_registers(RHDConfigParameters *parameters)
```

This function sets reasonable values for the RHD registers in the *RHDConfigParameters* struct, a pointer to which is passed as an input argument, and writes them via SPI. These values are determined programmatically through the functions *write_initial_reg_values* and *set_default_rhd_settings*, in the *rhdinterface.c* and *rhdregisters.c* files, before being written via SPI.

Users who want to customize the values of specific registers before acquisition will want to change this function by altering *parameters* after *write_initial_reg_values* is called, and then writing a command specifically for each changed registers. A commented-out example is included in this function, demonstrating how registers 5 and 7 can be set to allow for an impedance measurement to occur. (Register 6 should be changed sample-to-sample via an aux command list.)

```
void configure_convert_commands()
```

This function saves the `CONVERT_COMMANDS_PER_SEQUENCE` (default 32) CONVERT commands into the *command_sequence_MOSI* array, which is used every sample period to send all 32 commands in a single sequence. This implementation should call *create_convert_sequence* to populate each of these 32 commands as a 16-bit SPI word that the RHD chip will recognize. Passing NULL as the second parameter will automatically order these CONVERT commands from 0-31, otherwise an array of `uint8_t` numbers can be passed to specify a specific order for these commands to occur.

If `CONVERT_COMMANDS_PER_SEQUENCE` has been reduced for performance reasons, this array will specify which channels are sampled at all.

Users who want to alter the order of CONVERT commands or specifically leave out certain channels from conversions will want to change this function by altering the argument to *create_convert_sequence*. A commented-out example is included in this function, demonstrating how to create and pass a *channel_numbers* array so that the sequence populating *command_sequence_MOSI* is ordered from 31-0 instead of 0-31.

```
void configure_aux_commands(RHDConfigParameters *parameters)
```

This function sets up the `AUX_COMMANDS_PER_SEQUENCE` (default 3) auxiliary command lists that are loaded into the end of the *command_sequence_MOSI* array, which is used every sample period to send three auxiliary commands at the end of a single sequence. This implementation should call some variation of a *create_command_list* function for each of the (default 3) auxiliary command slots. A pointer to the *RHDConfigParameters* struct is passed as an input argument, and is used to construct any auxiliary command lists that rely on the configuration parameters.

Users who want to alter the number of auxiliary commands, or the contents of each command list, will want to change this function by changing which *create_command_list* functions are called for each command slot. By default, slot 1 is an RHD register configuration command list, and slots 2 and 3 are dummy reads of ROM registers 40 and 41 respectively. Since impedance check command lists have variable lengths (all other command lists are created to be `AUX_COMMAND_LIST_LENGTH` commands long, by default 128), the process for creating an impedance check command list also requires setting the variable *zcheck_DAC_command_slot_position*, and is demonstrated in the commented-out section of this function.

RHD STM32 Firmware Framework

```
void transmit_dma_to_usart(volatile uint16_t *tx_data,  
    uint16_t num_bytes)
```

This function uses DMA to transmit a certain amount of data from a memory pointer directly to USART. The memory location and size of the data are passed as input arguments. It is non-blocking, so it only begins the DMA transfer, and its progress must be monitored through the use of interrupts and the state of the 'uart_ready' variable.

Users who want to change how data is transmitted to USART may want to alter this function and related USART/DMA interrupt functions, or if they wish to do something else with data instead of transmitting to USART, they can remove this function entirely.

Performance Considerations

This STM32 example code is designed to run comfortably with either HAL or LL drivers, achieving a sample rate of 20 kS/s for 32 channels + 3 auxiliary commands per sample period, with most of the time during acquisition spent processing in the main loop: most CPU time is free for other processing tasks. However, some applications might need further performance improvements, for example if 30 kS/s is desired, or if multiple RHD chips are controlled with a single MCU. In these cases, there are some steps that can be taken to optimize performance for specific applications.

HAL vs LL

HAL (Hardware Abstraction Layer) tends to have more simple function calls and is more uniform across all STM32 chip series, sacrificing efficiency for simplicity. LL (Low Layer) allows for more efficient completion of given tasks, but requires a deeper understanding of the individual STM32 registers. We recommend users start with HAL to gain a general understanding of how the example program works, and then if more advanced understanding is required switch to LL to see how the general behavior achieved by HAL can be implemented closer to the register level. LL functions tend to also be executed much faster than HAL functions, so if the user reaches a performance bottleneck simply switching from HAL to LL may speed up execution dramatically.

The performance difference between HAL and LL implementations varies depending on project, and their differences can be summarized with approximations of free clock cycles (what percentage of time the processor is free for other tasks during real time acquisition and USART transmission), which were calculated by measuring the total percentage that Main_Monitor_Pin is high. This is not a perfect representation of clock cycles, but a rough approximation due to Main_Monitor_Pin explicitly being written low at the beginning of several functions in the program. This method is likely to over-estimate the number of free clock cycles using HAL, as there are some HAL interrupt functions that are not easily editable by users and may consume additional clock cycles, despite Main_Monitor_Pin remaining high. Our measurements of these free clock cycles are displayed below:

Project	STM32 MCU	HAL/LL	Approx. Free Clock Cycles
rhd_acquisition	STM32U5	HAL	91%
rhd_acquisition	STM32U5	LL	92%
rhd_acquisition	STM32H7	HAL	85%
rhd_acquisition	STM32H7	LL	92%
rhd2164_acquisition	STM32U5	HAL	75%
rhd2164_acquisition	STM32U5	LL	79%
rhd2164_acquisition	STM32H7	HAL	78%
rhd2164_acquisition	STM32H7	LL	85%

Changing sample rate

The sample rate is governed by the INTERRUPT_TIM (default TIM3) peripheral, specifically the clock input it receives and the counter period, both of which are set in the .ioc file. The different projects in this firmware framework use a variety of system clock speeds, so in turn they set different counter periods, but in all cases the counter periods are selected to result in the timer issuing an interrupt at 20 kHz. **If a different sample rate is desired, it must be changed through the .ioc file by altering the INTERRUPT_TIM counter period and/or clock source.**

Sample rates above 20 kS/s are likely to cause each sample period interrupt to clip into the next (*ITClip* error), halting program execution and illuminating the red LED. Each action of the interrupt routine will contribute to this, but the most likely culprits are the SPI sequence taking too long to complete, any processing tasks that occur within each sample period (for example, extraction of two 16-bit samples from each 32-bit MISO result from the DDR SPI in rhd2164_acquisition), or if OFFLINE_TRANSFER is commented out, the USART transmission taking too long to complete. The SPI sequence's speed is physically limited by the minimum time requirements outlined in the RHD datasheet, and the example program is already quite close to these minimum requirements. The details of streamlining the SPI transfer are discussed below.

However, the simplest way to minimize the amount of data the command sequence must transmit, receive, and process, is to reduce the number of commands below 35. Since the total length of the command sequence is CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE, reducing either of these will reduce the amount of time required for the

RHD STM32 Firmware Framework

sequence to complete and the amount of received data. If fewer than 32 channels are required, CONVERT_COMMANDS_PER_SEQUENCE can be reduced to only include the channels that are sampled. (In the default example programs, only four of the 32 sampled channels actually have their data saved, or $4 \times 2 = 8$ sampled channels due to DDR for rhd2164_acquisition.) Similarly, of the three auxiliary command slots that are included in the example program, two are dummy command lists that only read ROM registers and act as placeholders for any other auxiliary command lists, so many users will find AUX_COMMANDS_PER_SEQUENCE can be reduced. The first command slot continually reprograms the RHD registers, which allows for quick recovery from any unexpected data corruption during acquisition, and is a good idea for longer acquisition sessions but is not strictly necessary if the speed-up from removing a single SPI command word is critical.

Streamlining SPI Communication

In addition to reducing the number of SPI words per sample period, some steps can be taken to make each SPI word faster. Currently, the SPI achieves between a baud rate (the speed at which SCLK switches throughout a 16-bit word) between 20 and 24 Mbit/s by dividing the input clock signal by a prescaler – the specific baud rate varies between projects due to different clock requirements for different projects. The maximum SCLK baud rate the RHD chip accepts is 25 MHz, as seen on the RHD chip datasheet. So, maximum SPI efficiency includes setting the baud rate to as close to, without surpassing, 25 Mbit/s, and this may be achievable for certain configurations by actually reducing the clock speed, and increasing the prescaler value. Obviously, throttling the clock speed will reduce efficiency of all other processing tasks, and due to the example program by default using DMA for SPI transfers (offloading much of the processing from the CPU) there is not necessarily a large benefit to boosting the baud rate much, but the example program does not require very intensive processing generally so this may be worth trying to get the SPI transfers done as quickly as possible within each sample period.

Another important note when discussing changing SPI timing is ensuring the minimum time requirements from the RHD datasheet are met. If SPI speed is changed, the user must make sure these parameters (namely maximum SCLK frequency of 25 MHz and \overline{CS} stays high for 154 ns between words) stay valid. The example program already uses MIDI (Master Inter-Data Idleness), and other SPI control fields like MSSI (Master SS Idleness) can be used to ensure the timing requirements are not violated.

The example code already uses DMA to initiate SPI transfers, monitoring the progress with interrupt flags, which does not physically speed up the SPI transaction, but frees up the processor for other tasks while SPI transactions are underway.

Speeding up USART

When OFFLINE_TRANSFER is defined, the example code transmits data offline, waiting until a certain time period's worth of data (default 1.0) is acquired before transmitting any data via USART, but this behavior is replaced by transmitting via USART in real time instead if OFFLINE_TRANSFER's definition is commented out. For offline data transfer speed is unimportant, but if data needs to be transferred alongside data acquisition, the USART transmission must be as fast as possible to avoid impacting data sampling. While the details of USART communication are beyond the scope of this document, the higher the baud rate the more quickly data can be sent. The example code uses USART baud rates between 10 Mbit/s and 12.5 Mbit/s which is more than sufficient for streaming four channels' data in real time (eight for rhd2164_acquisition), but if additional throughput is needed, the user should consider parallelizing data transfer with additional USARTs or using other peripherals.


The example code already uses DMA to initiate USART transfers, monitoring the progress with interrupt flags, which does not physically speed up the USART transaction, but frees up the processor for other tasks while USART transactions are underway.

RHD2000 Series Biopotential Recording Chips

Contact Information

This datasheet is meant to acquaint engineers and scientists with the Intan STM32 interface code developed at Intan Technologies. We value feedback from potential end users. We can discuss your specific needs and suggest a solution for your applications.

For more information, contact Intan Technologies at:



www.intantech.com
support@intantech.com

© 2024 Intan Technologies, LLC

Information furnished by Intan Technologies is believed to be accurate and reliable. However, no responsibility is assumed by Intan Technologies for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. Intan Technologies assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Intan Technologies components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

Intan Technologies' products are not authorized for use as critical components in life support devices or systems. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



www.intantech.com • info@intantech.com